Abstract { Until recently, VLSI designers rarely considered yield issues when selecting a oorplan for a newly designed chip. This paper demonstrates that for large area VLSI chips, especially those that incorporate some fault tolerance, changes in the oorplan can a ect the projected yield. We study several general oorplan structures, make some speci c recommendations, and apply them to actual VLSI chips. We conclude that the oorplan of a chip can a ect its projected yield in a non-negligible way, for chips with or without fault-tolerance.
Introduction
In the process of designing a new chip, yield issues are rarely a factor in the choice of the oorplan. This is justi ed when the chip is relatively small and the defect distribution can be accurately described by either the Poisson or the compound Poisson yield models ( 3] ). In particular, in the most commonly used compound Poisson model, i.e., the negative binomial (NB) distribution with large-area clustering 4], the \size" of the defect clusters is assumed to be much larger than the size of the chip and thus selecting a di erent oorplan will not a ect the projected yield of the designed chip.
This situation is now changing with the introduction of integrated circuits with a total area of 2cm 2 and up. Recent studies of defect maps of very large area VLSI ICs 5] have shown that the large-area clustering NB distribution does not provide a su ciently accurate yield model for such ICs. The newly proposed medium-area clustering model 6] provides a much better match to empirical data 5]. Our objective is to study the possible impact that the oorplan of a large area chip (with or without redundancy) has on its yield, using the new medium-area clustering NB yield model.
In this paper we report on a detailed study of the relationship between oorplanning and yield. Partial preliminary results of this study were reported in 1] and 2]. In Section 2 we describe the yield model used in the analysis. In Section 3 we present several general chip layouts and make some theoretical recommendations regarding their optimal oorplan. These recommendations are then illustrated in Section 4 through actual test cases, namely DEC's ECL microprocessor 7], Matsushita's ADENART microprocessor 8], Hitachi's SLSI chip 9], DEC's Alpha chip 10, 11] and Hughes Research Laboratories' 3-D computer 13] . In all of these cases we show that changing the oorplan results in a di erent chip yield. Final conclusions are presented in Section 5.
The Yield Model
We distinguish in our analysis between manufacturing defects and logical faults. Defects are the result of unwanted chemical and airborne particles deposited during the manufacturing process while faults are actual circuit failures such as line breaks and short circuits. Only a fraction of the defects cause circuit faults, with the precise number depending on the layout and density of the circuit.
We rst show the statistical model used to describe the defect distribution, and then explain how it can be applied to the fault distribution, which eventually determines the yield.
It is well known that manufacturing defects tend to cluster on the wafer, and are, therefore, better matched by a Negative Binomial (NB) distribution than by a Poisson distribution 4].
The negative binomial distribution has two parameters, and . When it is used to model the spatial distribution of defects in an area of size A, both of the parameters depend on A, and Prob (x defects in area A) = ?( A + x)
x! ?( A ) 
The parameter A denotes the expected number of defects in area A, satisfying A = A, where is the expected number of defects per unit area. A is the clustering parameter for the considered area, measuring the deviation from the Poisson distribution. The smaller its value, the larger the deviation. A is a non-decreasing function of A, but the exact dependence of A on A is not uniquely de ned and depends on the clustering pattern within the area. Most of the literature dealing with yield issues assumes large area clustering, i.e., large defect clusters comparable in size to the chip or even the wafer size. As has been demonstrated in 5], the empirical defect distribution of large area chips has a better t to a medium-area clustering than to a large-area clustering NB distribution. A detailed description of the medium-area NB distribution, including several suggested ways of estimating the block size, appears in 6]. For the sake of completeness, its underlying principles are brie y outlined below.
Under the medium-area NB model, we view the defect clustering as an empirical phenomenon which is the result of the wafer area being divided into sub-areas which we call blocks, such that the defects in distinct blocks are statistically independent. The number of defects in each block has an NB distribution, with a uniform distribution within the area of the block. The large-area NB distribution is a special case where the whole wafer constitutes one block, resulting in very large defect clusters and at the same time large areas which are defect-free. Mathematically, the medium-area NB distribution, similarly to the large area one, can be obtained as a compound Poisson distribution as shown below.
According to the Poisson distribution, the probability of no defects in an area of size A is P(no defects in an area of size A) = e ?lA (3) where l is the expected number of defects per unit area. Assuming that l is a random variable with a Gamma( ; ) density function, i.e., f(l) = ?( ) l ?1 e ? l (4) and integrating (3) with respect to this density, yields P(no defects in an area of size A) = Z 1 0 e ?lA f(l) dl = 1 + A ! ? (5) which corresponds to the large-area NB distribution. If, on the other hand, A is divided into two disjoint areas of sizes A 1 and A 2 which are assumed to be statistically independent with respect to the number of defects, then l should be averaged independently over each of these areas. This results in P(no defects in an area of size A) (6) =P(no defects in an area of size A 1 +A 2 )=P(no defects in A 1 ) P(no defects in A 2 )
The expression in (6) corresponds to the medium-area NB distribution, and has a di erent numerical value than the expression in (5).
Since yield losses are caused by logical faults rather than by defects, we next show how the fault distribution can be obtained from the defect distribution. Let the defect distribution be the spatial Poisson distribution with an average of l defects per unit area, and let each defect have a probability p of becoming a fault. According to a well-known theorem in probability theory, the number of faults is also Poisson distributed with an average of lp faults per unit area. Assuming that l is a random variable with the density function in (4), and integrating over l similarly to (5), we nd that the number of faults in area A has a negative binomial distribution with the parameters pA and .
If, however, the area consists of two disjoint parts of sizes A 1 and A 2 , each with a di erent \critical area" 4] and probabilities p 1 
Note that although (8) and (9) are both obtained by integrating the same expression (7), their numerical values are not equal. If the second mode of integration is used, indicating large area clustering, then the resulting yield will not be a ected by a change in the oorplan. If, on the other hand, the integration is done independently over disjoint areas, as dictated by the medium area clustering assumption and exempli ed in (8) , then di erent oorplans, i.e., di erent placements of the same logic modules, could result in di erent yields. This claim is demonstrated in the next two sections.
Theoretical Test Cases
To demonstrate the possible e ect of the oorplan on the yield we consider several hypothetical chip layouts, with and without redundancy, and compare the projected yields of di erent possible oorplans for each.
Example 1 -A one-dimensional oorplan without redundancy
In the rst example, depicted in Figure 1 , the chip consists of four equal-area modules (functional units), N 1 , N 2 , N 3 and N 4 . The chip has no incorporated redundancy, and all four modules are necessary for the proper operation of the chip. We assume the medium-area NB distribution for the spatial distribution of the manufacturing defects, with parameters (per module) and (per block). Suppose that N 1 , N 2 , N 3 and N 4 have di erent sensitivities to defects. A defect in N i has a probability p i of becoming a fault (i = 1; 2; 3; 4) with This chip has 4!=24 possible oorplans, denoted by (N i 1 ; N i 2 ; N i 3 ; N i 4 ) where (i 1 ; i 2 ; i 3 ; i 4 ) is some permutation of (1; 2; 3; 4). If small area clustering (clusters smaller than or comparable to the size of a module) or large area clustering (clusters larger than or equal to the chip area) are assumed, the projected yields of all possible oorplans will be the same. This is not the case, however, when medium area clustering (i.e., blocks of size 2 or 3 modules) is assumed.
The Taking into account all of the above inequalities, we conclude that the best permutation of the modules (under the condition 1 2 3 4 ) is (N 1 ; N 3 ; N 4 ; N 2 ), which is shown in Figure 1 (b). The permutation (N 2 ; N 4 ; N 3 ; N 1 ) is equivalent and has the same yield.
If the block size is assumed to be 3 modules, the projected yield for the oorplan (N i 1 ; N i 2 ; N i 3 ; N i 4 The rules for selecting the best permutation happen to be the exact same rules as for a block of size 2. Our conclusion is that the oorplan (N 1 ; N 3 ; N 4 ; N 2 ) shown in Figure 1 (b) results in the highest yield, for any block size.
A generalization of Example 1
The above conclusion can be generalized to a chip consisting of k modules N 1 ; :::; N k with di erent fault densities 1 2 k . The possible oorplans can be represented by the permutations (N i 1 ; N i 2 ; :::; N i k ). Similarly to the method used in Example 1, it can be shown that for any block size, the oorplan resulting in the highest yield is 
Example 2 -A two-dimensional oorplan without redundancy
In this example, depicted in Figure 3 , the chip consists of nine equal-area modules, N 1 ; ; N 9 , arranged in the form of a square. All nine modules are necessary for the proper operation of the chip. We assume that the faults are distributed according to the mediumarea NB distribution, with two-dimensional fault blocks. Let i (i = 1; :::; 9) fault density of module i, and suppose that 1 2 9 Clearly, if the block size is 1 1 (small area clustering) or 9 9 (large area clustering), all 9! possible oorplans have the same projected yield. The yields di er, however, for medium sized fault clusters. Similar expressions to those in Example 1 show that the optimal oorplan depends on the size and shape of the fault blocks. For a 1 3 block the best oorplan is (a), while for a 2 3 block the best oorplan is (b). Although the optimal oorplan depends on the block size, some generalizations can be made. For all block sizes, the module with the highest defect density should be placed in the center of the chip, and similarly, each row or column should be rearranged so that the most sensitive module is in its center. Based on the previous examples we draw the general conclusion that even in a oorplan with no redundancy (i.e, all faults are chip-kill faults 4]), if di erent modules have di erent fault densities then the relative position of the modules may have a signi cant impact on the yield. Our speci c recommendation is to place the most sensitive modules in the center of the chip, the less sensitive ones in the boundaries, and the least sensitive modules at the corners. Note that we reached this conclusion without assuming that the boundaries of the chip are more prone to defects than its center. We illustrate this rule in Section 4.
In the next set of hypothetical examples, the chips have some redundancy incorporated in them for fault-tolerance.
Example 3 -A one-dimensional chip with redundancy
In this case, the chip consists of three circuits, S 1 ; S 2 and N. For proper operation, N and either S 1 or S 2 must be fault-free. The two possible oorplans for the chip are depicted in Figure 4 .
The di erence between the two is that in oorplan (a), the module S 1 and its spare are placed next to each other, while in oorplan (b) they are separated by N. Clearly, there is no di erence in the yield of the two oorplans when using a block size of one module or three modules.
Let the number of defects have a medium-area NB distribution with an average of defects per module, a clustering parameter of (per block), and a block size of two modules. Suppose that a defect in S i or N has a probability p s or p n , respectively, of becoming a fault, and denote: s = p s , n = p n . 
It can be proven algebraically that for any s and n , Y ield (b) Y ield (a), with a strict inequality for s 6 = n . Floorplan (b) should, therefore, be preferred over (a), with the practical implication being that the circuit and its spare should be separated rather than placed adjacent to each other.
Example 4 -A two-dimensional chip with redundancy
The next example is that of a chip consisting of four modules, S 1 , S 2 , T 1 and T 2 . For proper operation, one of S 1 and S 2 , and one of T 1 and T 2 have to be fault-free. Three of the possible oorplans for this chip are depicted in Figure 5 . As before, let the number of defects have a medium-area NB distribution with an average of defects per module, a clustering parameter of per block, and probabilities p s and p t of a defect becoming a fault in S i and T i , respectively. Denoting s = p s and t = p t , and assuming that the chip consists of (14) and Y ield (a) is equal to Y ield (c) and is given by Equation (15) . In this case, Y ield (a) = Y ield (c) Y ield (b) for all values of s and t . Floorplan (c) should, therefore, be preferred over (a) and (b). An intuitive justi cation for the choice of oorplan (c) is that it guarantees the separation between the primary modules and their spares for any block size and shape. This results in a higher yield, since it is less likely that the same defect cluster will hit both the module and its spare. is a spare for T 1 . For proper operation of the chip, either S 1 or S 2 and either T 1 or T 2 must be fault-free, and N 1 , N 2 , N 3 and N 4 all have to be fault-free. Four of the possible oorplans are depicted in Figure 6 .
Similarly to the previous examples, let n , s and t denote the average number of defects in N i , S i , and T i , respectively. Clearly, if small area clustering or large area clustering are assumed, the projected yields of all oorplans will be the same. For medium area clustering, on the other hand, the yield changes with the oorplan. Unfortunately, the optimal oorplan depends on the shape of the defect clusters. For vertical blocks (block sizes of 2 1, 3 1 or 4 1) oorplan (a) is optimal, while for horizontal blocks (1 2, 2 2 or 3 2) oorplan (d) is optimal (for any values of n , s and t ). Our recommendation, therefore, is to separate a module and its spare but to place together the spares of the di erent modules. This way, if a defect cluster hits all spares, the chip can still survive. These recommendations are illustrated in the next section.
Practical Test Cases
We illustrate the general principles stated above through ve practical test cases. 2-KB cache units, the instruction cache and the data cache, has been separated into two halves, one at the top and the second at the bottom of the oorplan. Due to their small size, the two cache units do not include spare rows or columns for yield enhancement but do include byte parity bits. The middle section of the chip, occupying almost half of its total area, contains the processor's logic units, i.e., a register le, an integer execution unit, instruction decode, pipeline control, etc. The density of bipolar transistors and resistors in the two cache units is more than double the corresponding density in the remaining logic units 7]. The two cache units are, therefore, expected to have a higher fault density than the logic units, and we used the ratio cache = logic = 2:5 in our analysis. Consequently, we might consider alternative oorplans in an attempt to improve the projected yield, following the principles outlined in Section 3. Using the notation introduced in Section 3.1, we partition the oorplan of DEC's ECL RISC processor into four, almost equal-sized, modules and denote them by N 3 , N 1 , N 2 and N 4 (as shown in Figure 7 ) so that the relation 1 = 2 < 3 = 4 is satis ed with 1 = 2 = logic and 3 = 4 = cache . The \optimal" oorplan according to the analysis in Section 3.1 would be (N 1 ; N 3 ; N 4 ; N 2 ). This however, implies that the processor will be divided into two almost equally sized modules and placed on both sides of the caches. If we insist on keeping all the logic functional units adjacent to each other, then the oorplan (N 1 ; N 2 ; N 3 ; N 4 ) (i.e., with the two halves of the cache units placed next to each other) has been found to have a higher projected yield than that of the original oorplan. The optimal oorplan can, in principle, be implemented, but this might involve an extra routing penalty. There clearly is a trade-o between yield improvement and increased routing overhead, a situation that we must expect to encounter in the general case. Figure 8 shows the projected yield of the original oorplan, the alternative oorplan where the two halves of the cache units are placed next to each other, and the \optimal" oorplan. The yield has been calculated using the medium-area NB distribution with a block size of two modules (although similar results were obtained for a block size of three modules). The alternative oorplan has a higher projected yield than the original one. The \optimal" oorplan has the highest projected yield but it is not clear whether the relatively small marginal improvement in yield (compared to the alternative oorplan) justi es the additional routing penalty.
Matsushita's ADENART Microprocessor
An 80 MFLOPs 64-bit microprocessor has been developed by the Matsushita Company to serve as the basic processing element in their ADENART parallel computer with a target peak performance of 20 GFLOPs 8] . The microprocessor has a RISC superscalar architecture and contains an 8 KBytes data cache (DCU) and a 2 KBytes instruction cache (ICU). It has been implemented in a 0.8 m CMOS technology and it contains 1300K transistors in a total area of 14.7 15.3 mm 2 . A simpli ed diagram of the chip's oorplan is depicted in Figure 9 (a). The microprocessor includes ve independent execution units, two register les (FR { oating-point registers and PR { pointer registers), an instruction decode and pipeline control unit (IDU), a data bus control unit (DBC) and a ROM which contains a look-up table for divisors' reciprocals. The ve execution units include a oating-point add and subtract unit (FAU), a oating-point multiply and divide unit (FMU), a load address add unit (LDU), a pointer arithmetic and logic unit (PNU) and a ow control unit (FCU). The twelve blocks have six di erent transistor densities with the ROM having the highest density and the FCU and IDU, the lowest density. Assuming that the fault densities are linearly proportional to the transistor densities we de ne six fault densities which satisfy lg 1 < lg 2 < lg 3 < lg 4 < lg 5 < cache < rom These fault densities are assigned to the individual blocks as shown in Figure 9 . Based on the transistor densities reported in 8] we used in our analysis the ratio rom : cache : lg 5 : lg 4 : lg 3 : lg 2 : lg 1 = 8:88 : 7:69 : 3:27 : 2:42 : 2:27 : 1:69 : 1 Clearly, this original plan does not follow the guidelines stated in Section 3.3, and is therefore not optimal with regard to yield. To demonstrate the e ect of a di erent oorplan on the yield of the microprocessor, we selected two other oorplans. Floorplan (b), in which the modules with the higher fault density are moved to the boundaries and has a lower yield than the original, and oorplan (c) which follows the guidelines and is expected to have a higher yield than the original. All three oorplans are depicted in Figure 9 . For yield calculation, we divided the chip area into a grid of 8 8, and calculated the projected yield for the three oorplans, using the medium-area NB distribution, for each of the block sizes between 1 1 and 8 8. As expected, we obtained Y ield (b) < Y ield (a) < Y ield (c) for all block sizes, except small-area and large-area clustering (for which all oorplans have the same yield). Figure 10 compares the yield of the three oorplans as a function of lg 1 , for two block sizes, namely 4 4 and 6 6. Figure 10 demonstrates that the di erence between the worst oorplan and the best oorplan can be signi cant.
Hitachi's SLSI Chip
The oorplan of Hitachi's SLSI chip is depicted in Figure 11 . The chip size is 38:16 . Therefore, to manufacture the SLSI chip, the wafer underwent four separate fabrication steps in which the gate array, the SRAMs, the DRAMs and the interconnections were patterned. The 11 4Mb DRAMs which consume most of the chip area In what follows we will concentrate on the DRAMs, the only units in the chip that employ some fault-tolerance technique. Each DRAM is internally organized as a 1M word 4 bits memory. Thus, the DRAM consists of four identical parts, and each one of these four parts, in turn, is divided into 8 sections which are called`mats'. This is done to reduce resistance and stray capacitance on the bit lines. We estimate the DRAM size to be 13mm 5:5mm and assume that the internal organization of each mat is 128 words 1K bits, i.e., there are 1K bit lines in every mat with 128 memory cells per bit line. Such an internal organization is typical of most 4Mb DRAM chips.
The DRAM employs two fault-tolerance techniques: adding spare lines, and using only six out of the 11 fabricated DRAMs. The rst technique is somewhat di erent from the traditional technique of adding spare lines. Instead of adding spare lines to every mat, all eight mats (in a quarter of the 4 Mb DRAM) share a set of redundant word lines that can be used to replace defective lines in each one of the eight mats. The traditional technique of adding spare lines to each mat separately would require a large number of spare lines since defects tend to cluster. The alternate technique of providing spare lines that are common to all eight mats requires fewer spares. Since each DRAM contains 32 mats, the requirement of having six operational DRAMs means that out of 32 11 = 352 mats, 32 6 = 192 acceptable mats are needed. Some of these 192 mats will be defect-free, while others will have a few defective lines which are replaced by spare lines.
In the original oorplan depicted in Figure 11 , the 18K gate array is positioned at the center of the chip. This equalizes the length of the communication links between the gate array and the SRAMs and DRAMs to eliminate timing mismatches. An alternative oorplan that will still keep the communication link equalized is shown in Figure 12 .
For yield calculation purposes, we divided the chip area into 36 modules, enabling the choice of block sizes between 1 1 and 6 6. As can be expected, there was no signi cant di erence in yield between the two oorplans when either very small or very large block sizes have been selected. There were some noticeable di erences, however, for medium size blocks, as can be seen in Figure 13 . Let 1 , 2 denote the average number of faults per unit area in the DRAMs and in the remaining area, respectively, with 2 < 1 . Figure 13 depicts the yield of both the original and the alternate oorplans as a function of 1 for 2 = 1 = 0:3, = 1:5 and two block sizes, namely 6 2 and 2 3. As can be seen in Figure  13 , for vertical blocks of size 6 2 the yield of the original oorplan is much higher than that of the alternate, while for horizontal blocks of size 2 3, the alternate oorplan has a slightly higher yield than the original one. This phenomenon can be explained by the results of Section 3. For vertical blocks, more of the DRAMs are placed in the same block in the original oorplan, while the opposite is true for horizontal blocks. Figure 12 : An alternative oorplan for the SLSI chip.
DEC's Alpha Chip
The oorplan of the Alpha chip is depicted in Figure 14 . The chip consists of the following functional units: the integer unit, the oating-point unit, the clock circuitry and two cache units. The current oorplan as shown in Figure 14 has the D-CACHE on one side and the I-CACHE on the other side of the chip. For yield improvement, we recommended in Section 3 to separate the two spare rows from the original 64 rows and to place the two cache units together. The rst half of the recommendation is impractical here, but the second half can be implemented in an alternate oorplan (depicted in Figure 15 ) in which the two caches are located next to each other.
For the purpose of yield calculation, one row in a cache (1024 1 cells) is considered a module and its area has been chosen as the unit area. The total area of the chip, measured in these units, can be approximated by 1 396=396 area units. The average number of faults per unit area is denoted by 1 for the caches and by 2 for the remaining area. Usually, 2 < 1 since the layout of the random logic portion of the chip is less dense than that of the cache units. The fault distribution is the medium-area NB distribution, with a block size varying between 1 1 and 1 396. The projected yields of the two oorplans are depicted in Figures 16 and 17 . 1 and the ratio 2 = 1 (with chip = 2:0). Figure 16 shows the yield of the original and alternate oorplans (depicted in Figures  14 and 15 , respectively) as a function of 1 for two values of the ratio 2 = 1 , namely 0.1 and 0.9. The block size chosen has a height equal to that of the entire chip and a width of 198 cache rows (i.e., half the chip). The value of the clustering parameter is determined so that Figure 17 shows the yield of the original and alternate oorplans of the Alpha chip as a function of the block size for several values of 1 and the ratio 2 = 1 . The height of the block is xed (set at the length of a single cache row) and the width varies. For very small or very large values of the block size (corresponding to the small-area NB distribution and the large-area NB distribution, respectively), the two oorplans have the same projected yield. For medium-sized blocks the di erence between the yield of the two oorplans is signi cant only when 1 is relatively high and 2 is relatively low. We conclude that although the alternate oorplan has a slightly higher yield, for practical purposes the two oorplans are equally good.
The 3-D Computer
The 3-D computer, designed by Hughes Research Laboratories 13] , is a cellular array processor implemented in wafer scale integration (WSI) technology. The most unique feature of its implementation is its use of stacked wafers. The basic processing element is divided into ve functional units, each of which is implemented on a di erent wafer. Thus, each wafer contains only one type of functional units and includes spares for yield enhancement as explained below. Units in di erent wafers are connected vertically through microbridges between adjacent wafers to form a complete processing element. The rst working prototype of the 3-D computer, reported in 13], was of size 32 32. The current prototype includes 128 128 processing elements.
Fault-tolerance in each wafer is achieved through a (2,4) interstitial redundancy scheme 15]. In this scheme, each primary unit is connected to two spare units, and each spare unit is connected to four primary units, resulting in a redundancy of 50%. There are several ways in which the (2,4) scheme can be applied to two dimensional rectangular arrays 15]. The (2,4) structure that has been selected for implementation in the 3-D computer is shown in Figure 18 The oorplan shown in Figure 18 has every spare unit adjacent to the four primary units that it can replace. This layout has short interconnection links between the spare and any primary unit that it may replace and as a result, the performance degradation upon a failure of a primary unit is minimal. However, the close proximity of the spare and primary units may lead to a low yield in the presence of clustered defects since a single cluster may cover several of these units, as has been experienced in practice 14]. There are several alternative oorplans that place the spare farther apart from the primary units connected to it (as recommended in Section 3). Two such oorplans are shown in Figures 19 and 20 . (Figure 18 ) or the alternative oorplan ( Figure 19 ) are shown in Figures 21 and 22 . The yield has been calculated using the medium-area NB distribution with a block size of two rows of primary units (see Figure  18 ). 18 and 19, respectively, as a function of (the average number of faults per unit) with =2. It clearly shows that the alternative oorplan, in which the spare unit is separated from the primary units that it can replace, has a higher projected yield. Figure 22 shows the yield of the original and alternate oorplans (Figures 18 and 19 , respectively) as a function of for two values of . We can see that for low values of the clustering parameter , indicating heavy clustering, the chosen oorplan has a high impact on the yield, while as increases and the fault distribution approaches the Poisson distribution, the impact of the particular oorplan becomes less important.
Conclusions
The impact of oorplanning on the yield of large area (both fault-tolerant and non faulttolerant) ICs with medium size fault clusters has been analyzed in this paper. We have shown that under certain circumstances, the selected oorplan can signi cantly a ect the projected yield. This has been demonstrated through several theoretical test cases and through ve practical examples. In some cases, the exact size of the block (cluster of faults) has no e ect on the resulting optimal oorplan, while in other cases, a di erent optimal oorplan emerges under di erent block sizes. In the latter case, the estimation of the block size is crucial to the oorplan selection, and several estimators for the block size have been suggested in 6]. We conclude that VLSI chip designers should take the yield into consideration, in addition to the more traditional factors like complexity of routing, when determining the oorplan of a new chip.
